Search results
Results from the WOW.Com Content Network
The TeraScale microarchitecture is based on this chip, the shader units are organized in three SIMD groups with 16 processors per group, for a total of 48 processors. Each of these processors is composed of a 5-wide vector unit (total 5 FP32 ALUs), resulting in 240 units, that can serially execute up to two instructions per cycle (a multiply and an addition).