enow.com Web Search

Search results

  1. Results from the WOW.Com Content Network
  2. Open collector - Wikipedia

    en.wikipedia.org/wiki/Open_collector

    Open emitter output exposes the emitter as the output. [2] For an NPN open emitter output, the collector is connected to the positive voltage rail, so the emitter outputs a high voltage when the transistor is on and is hi-Z when off. For a PNP open emitter output, the collector is connected to the low voltage supply, so the emitter outputs a ...

  3. Wired logic connection - Wikipedia

    en.wikipedia.org/wiki/Wired_logic_connection

    Open-emitter buffers connected as wired OR. See also: Diode logic § Active-high OR logic gate. The wired OR connection electrically performs the Boolean logic operation of an OR gate using open emitter or similar inputs (which can be identified by the ⎏ symbol in schematics) connected to a shared output with a pull-down resistor. This gate ...

  4. Emitter-coupled logic - Wikipedia

    en.wikipedia.org/wiki/Emitter-coupled_logic

    The value of the supply voltage is chosen so that sufficient current flows through the compensating diodes D1 and D2 and the voltage drop across the common emitter resistor R E is adequate. ECL circuits available on the open market usually operated with logic levels incompatible with other families.

  5. Common collector - Wikipedia

    en.wikipedia.org/wiki/Common_collector

    The transistor continuously monitors V diff and adjusts its emitter voltage to equal V in minus the mostly constant V BE (approximately one diode forward voltage drop) by passing the collector current through the emitter resistor R E. As a result, the output voltage follows the input voltage variations from V BE up to V +; hence the name ...

  6. Current-mode logic - Wikipedia

    en.wikipedia.org/wiki/Current-mode_logic

    Current mode logic (CML), or source-coupled logic (SCL), is a digital design style used both for logic gates and for board-level digital signaling of digital data.. The basic principle of CML is that current from a constant current generator is steered between two alternate paths depending on whether a logic zero or logic one is being represented.

  7. Decoupling (electronics) - Wikipedia

    en.wikipedia.org/wiki/Decoupling_(electronics)

    Another common example of the use of decoupling capacitors is across the emitter bias resistor of transistor common emitter amplifiers to prevent the resistor absorbing a portion of the AC output power of the amplifier. Lossy ferrite beads may also be used to isolate or 'island' sections of circuitry. These add a high series impedance (in ...

  8. Bipolar transistor biasing - Wikipedia

    en.wikipedia.org/wiki/Bipolar_transistor_biasing

    Emitter bias. When a split supply (dual power supply) is available, this biasing circuit is the most effective. It provides zero bias voltage at the emitter or collector for load. [clarification needed] The negative supply V ee is used to forward-bias the emitter junction through R e. The positive supply V cc is used to reverse-bias the ...

  9. Load line (electronics) - Wikipedia

    en.wikipedia.org/wiki/Load_line_(electronics)

    In a circuit with a three terminal device, such as a transistor, the current–voltage curve of the collector-emitter current depends on the base current. This is depicted on graphs by a series of (I C –V CE) curves at different base currents. A load line drawn on this graph shows how the base current will affect the operating point of the ...

  1. Related searches open emitter resistor definition in power supply circuit for bluetooth receiver

    open source transistorpull up resistor high
    emitter coupled logic