Search results
Results from the WOW.Com Content Network
Extreme ultraviolet lithography (EUVL, also known simply as EUV) is a technology used in the semiconductor industry for manufacturing integrated circuits (ICs). It is a type of photolithography that uses 13.5 nm extreme ultraviolet (EUV) light from a laser-pulsed tin (Sn) plasma to create intricate patterns on semiconductor substrates.
TSMC, the world's biggest contract chipmaker, is the largest user of ASML's regular EUV machines. "I like the technology but I don't like the sticker price", Zhang told reporters.
TSMC has indicated it doesn't currently need high-NA EUV technology to manufacture current-generation high-end chips. ASML executives are reportedly set to meet TSMC execs very soon to discuss ...
TSMC was the first foundry to market 7-nanometre and 5-nanometre (used by the 2020 Apple A14 and M1 SoCs, the MediaTek Dimensity 8100, and AMD Ryzen 7000 series processors) production capabilities, and the first to commercialize ASML's extreme ultraviolet (EUV) lithography technology in high volume.
N6 ("6nm"), another EUV-based process, was at that time planned to have been released later than even TSMC's "5nm" (N5) process, with the IP-compatibility with N7. At their Q1 2019 earnings call, TSMC reiterated their Q4 2018 statement [31] that N7+ was at that time expected to have generated less than $1 billion TWD in revenue in 2019.
Zhang said that TSMC does not believe it needs to use a ASML's new "High NA EUV" lithography tool machines to build the A16 chips. ... TSMC also revealed a new technology for suppling power to ...
ASML is the only supplier of EUV (extreme ultraviolet) lithography systems that allow the likes of TSMC to manufacture such advanced chips, which are now being used for powering AI data centers ...
In semiconductor manufacturing, the 2 nm process is the next MOSFET (metal–oxide–semiconductor field-effect transistor) die shrink after the 3 nm process node.. The term "2 nanometer", or alternatively "20 angstrom" (a term used by Intel), has no relation to any actual physical feature (such as gate length, metal pitch or gate pitch) of the transistors.