Search results
Results from the WOW.Com Content Network
While the SP3 server socket does not require a chipset, instead utilizing a system-on-a-chip design, TR4 and its successor HEDT sockets require a chipset to unlock the features of the CPU. For TR4, the AMD X399 chipset was released, which allows a total of 64 PCIe 3.0 lanes for quad SLI / CrossFire configurations.
Compatible with AMD APUs such as "Richland" and "Trinity" Socket AM1: 2014 AMD Athlon AMD Sempron: Desktop PGA: 721 1.27 ? Compatible with AMD APUs such as "Kabini" LGA 2011-v3: 2014 (August and September) Haswell-E Haswell-EP: Desktop LGA: 2011 ? Up to 68 GB/sec. Depends on DDR4 speed and channel count. Up to 40 PCIe 3.0 lanes. Up to 4 memory ...
AM3+ socket support AMD 990X chipset RD980 2600 (HT 3.0) x8 + x8 x8 + x8 14 Two PCIe 2.0 x16, IOMMU. AM3+ socket support AMD 990FX chipset RD990 x16 + x16 or x8 quad x16 + x16 or x16 + x8 + x8 or x8 quad 19.6 Four PCIe 2.0 x16, IOMMU. AM3+ socket support Model Code name Released CPU support Fab (nm) HT (MHz) AMD-V (Hardware Virtualization) IGP ...
Download as PDF; Printable version; ... Pages in category "AMD sockets" ... Socket TR4; Super Socket 7 This page was ...
Socket SP3 is a zero insertion force land grid array CPU socket designed by AMD supporting its Zen-, Zen 2- and Zen 3-based Epyc server processors, [1] [2] launched on June 20, 2017. [3] Because the socket is physically the same size as socket TR4 and socket sTRX4 , users can use CPU coolers not only designed for SP3, but also coolers designed ...
Socket 940: Athens 800 Denmark 100 2 1600–3200 1000 HT Socket 939: AMD64, NX Bit: Italy 200 1600–3200 Socket 940: AMD64, NX Bit, ccNUMA: Egypt 800 1600–3200 Santa Ana 1200 1800–3200 Socket AM2: DDR2: AMD64, NX Bit: Santa Rosa 2200 1800–3200 Socket F: 8200 2000–3000 130 Athlon 64 FX: Sledgehammer FX-51, FX-53 1 2200, 2400 800 HT ...
Socket: TR4. All the CPUs support DDR4-2933 in quad-channel mode. All the CPUs support 64 PCIe 3.0 lanes. 4 of the lanes are reserved as link to the chipset. No integrated graphics. L1 cache: 96 KB (32 KB data + 64 KB instruction) per core. L2 cache: 512 KB per core. Fabrication process: GlobalFoundries 12LP (14LP+).
VIA chipsets support CPUs from Intel, AMD (e.g. the Athlon 64) and VIA themselves (e.g. the VIA C3 or C7).They support CPUs as old as the i386 in the early 1990s. In the early 2000s, their chipsets began to offer on-chip graphics support from VIA's joint venture with S3 Graphics beginning in 2001; this support continued into the early 2010s, with the release of the VX11H in August 2012.