enow.com Web Search

Search results

  1. Results from the WOW.Com Content Network
  2. Open collector - Wikipedia

    en.wikipedia.org/wiki/Open_collector

    For an NPN open emitter output, the collector is connected to the positive voltage rail, so the emitter outputs a high voltage when the transistor is on and is hi-Z when off. For a PNP open emitter output, the collector is connected to the low voltage supply, so the emitter outputs a low voltage when the transistor is on and is hi-Z when off.

  3. Transistor–transistor logic - Wikipedia

    en.wikipedia.org/wiki/Transistor–transistor_logic

    A common variation omits the collector resistor of the output transistor, making an open-collector output. This allows the designer to fabricate wired logic by connecting the open-collector outputs of several logic gates together and providing a single external pull-up resistor. If any of the logic gates becomes logic low (transistor conducting ...

  4. Wired logic connection - Wikipedia

    en.wikipedia.org/wiki/Wired_logic_connection

    See also: Diode logic § Active-high AND logic gate Open-collector buffers connected as wired AND.. The wired AND connection is a form of AND gate.When using open collector or similar outputs (which can be identified by the ⎐ symbol in schematics), wired AND only requires a pull up resistor on the shared output wire.

  5. Resistor–transistor logic - Wikipedia

    en.wikipedia.org/wiki/Resistor–transistor_logic

    The disadvantage of RTL is its high power dissipation when the transistor is switched on, by current flowing in the collector and base resistors. This requires that more current be supplied to and heat be removed from RTL circuits. In contrast, TTL circuits with "totem-pole" output stage minimize both of these requirements.

  6. Emitter-coupled logic - Wikipedia

    en.wikipedia.org/wiki/Emitter-coupled_logic

    The output voltages at the collector load resistors R C1 and R C3 are shifted and buffered to the inverting and non-inverting outputs by the emitter followers T4 and T5 (shaded blue). The output emitter resistors R E4 and R E5 do not exist in all versions of ECL. In some cases 50 Ω line termination resistors connected between the bases of the ...

  7. SGPIO - Wikipedia

    en.wikipedia.org/wiki/SGPIO

    The SGPIO bus is an open collector bus with 2.0 kΩ pull-up resistors located at the HBA and the back-plane – as on any open collector bus information is transferred by devices on the bus pulling the lines to ground (GND) using an open collector transistor or open drain FET.

  8. AOL Mail

    mail.aol.com

    Get AOL Mail for FREE! Manage your email like never before with travel, photo & document views. Personalize your inbox with themes & tabs. You've Got Mail!

  9. Common emitter - Wikipedia

    en.wikipedia.org/wiki/Common_emitter

    The output of a common emitter amplifier is inverted; i.e. for a sine wave input signal, the output signal is 180 degrees out of phase with respect to the input. [ 1 ] In this circuit, the base terminal of the transistor serves as the input, the collector is the output, and the emitter is common to both (for example, it may be tied to ground ...