enow.com Web Search

Search results

  1. Results from the WOW.Com Content Network
  2. Digital delay line - Wikipedia

    en.wikipedia.org/wiki/Digital_delay_line

    A digital delay line (or simply delay line, also called delay filter) is a discrete element in a digital filter, which allows a signal to be delayed by a number of samples. Delay lines are commonly used to delay audio signals feeding loudspeakers to compensate for the speed of sound in air, and to align video signals with accompanying audio ...

  3. Repeater insertion - Wikipedia

    en.wikipedia.org/wiki/Repeater_insertion

    An active circuit used for such a purpose is known as a repeater. In a CMOS integrated circuit, the repeater is often a simple inverter. Reducing the delay of a wire by cutting it in half and inserting a repeater is known as repeater insertion. The cost of this procedure is the additional new delay through the repeater itself, plus power cost ...

  4. Delay calculation - Wikipedia

    en.wikipedia.org/wiki/Delay_calculation

    A common file format for storing the lookup tables is the Liberty [2] [3] format. A very simple model called the K-factor model is sometimes used. This approximates the delay as a constant plus k times the load capacitance. A more complex model called Delay Calculation Language, [4] or DCL, calls a user-defined program whenever a delay value is ...

  5. Electronic circuit simulation - Wikipedia

    en.wikipedia.org/wiki/Electronic_circuit_simulation

    Probably the best known digital simulators are those based on Verilog and VHDL. Some electronics simulators integrate a schematic editor, a simulation engine, and an on-screen waveform display (see Figure 1), allowing designers to rapidly modify a simulated circuit and see what effect the changes have on the output. They also typically contain ...

  6. Delay-locked loop - Wikipedia

    en.wikipedia.org/wiki/Delay-locked_loop

    In the Control Systems jargon, the DLL is a loop one step lower in order and in type with respect to the PLL, because it lacks the 1/s factor in the controlled block: the delay line has a transfer function phase-out/phase-in that is just a constant, the VCO transfer function is instead G VCO /s. In the comparison made in the previous sentences ...

  7. Group delay and phase delay - Wikipedia

    en.wikipedia.org/wiki/Group_delay_and_phase_delay

    The group delay and phase delay properties of a linear time-invariant (LTI) system are functions of frequency, giving the time from when a frequency component of a time varying physical quantity—for example a voltage signal—appears at the LTI system input, to the time when a copy of that same frequency component—perhaps of a different physical phenomenon—appears at the LTI system output.

  8. List of HDL simulators - Wikipedia

    en.wikipedia.org/wiki/List_of_HDL_simulators

    LIFTING (LIRMM Fault Simulator) is an open-source simulator able to perform both logic and fault simulation for single/multiple stuck-at faults and single event upset (SEU) on digital circuits described in Verilog. OSS CVC: Perl style artistic license: Tachyon Design Automation: V2001, V2005: CVC is a Verilog HDL compiled simulator.

  9. Ngspice - Wikipedia

    en.wikipedia.org/wiki/Ngspice

    SPICE [5] is the origin of most modern electronic circuit simulators, its successors are widely used in the electronics community. Xspice [6] is an extension to Spice3 that provides additional C language code models to support analog behavioral modeling and co-simulation of digital components through a fast event-driven algorithm.