enow.com Web Search

Search results

  1. Results from the WOW.Com Content Network
  2. Open collector - Wikipedia

    en.wikipedia.org/wiki/Open_collector

    For an NPN open emitter output, the collector is connected to the positive voltage rail, so the emitter outputs a high voltage when the transistor is on and is hi-Z when off. For a PNP open emitter output, the collector is connected to the low voltage supply, so the emitter outputs a low voltage when the transistor is on and is hi-Z when off.

  3. Wired logic connection - Wikipedia

    en.wikipedia.org/wiki/Wired_logic_connection

    Open-emitter buffers connected as wired OR. See also: Diode logic § Active-high OR logic gate. The wired OR connection electrically performs the Boolean logic operation of an OR gate using open emitter or similar inputs (which can be identified by the ⎏ symbol in schematics) connected to a shared output with a pull-down resistor. This gate ...

  4. Integrated injection logic - Wikipedia

    en.wikipedia.org/wiki/Integrated_injection_logic

    The heart of an I2L circuit is the common emitter open collector inverter. Typically, an inverter consists of an NPN transistor with the emitter connected to ground and the base biased with a forward current from the current source. The input is supplied to the base as either a current sink (low logic level) or as a high-z floating condition ...

  5. Common collector - Wikipedia

    en.wikipedia.org/wiki/Common_collector

    The transistor continuously monitors V diff and adjusts its emitter voltage to equal V in minus the mostly constant V BE (approximately one diode forward voltage drop) by passing the collector current through the emitter resistor R E. As a result, the output voltage follows the input voltage variations from V BE up to V +; hence the name ...

  6. Current-mode logic - Wikipedia

    en.wikipedia.org/wiki/Current-mode_logic

    Current mode logic (CML), or source-coupled logic (SCL), is a digital design style used both for logic gates and for board-level digital signaling of digital data.. The basic principle of CML is that current from a constant current generator is steered between two alternate paths depending on whether a logic zero or logic one is being represented.

  7. Common emitter - Wikipedia

    en.wikipedia.org/wiki/Common_emitter

    The input signal is applied across the ground and the base circuit of the transistor. The output signal appears across ground and the collector of the transistor. Since the emitter is connected to the ground, it is common to signals, input and output. The common-emitter circuit is the most widely used of junction transistor amplifiers.

  8. Breakdown voltage - Wikipedia

    en.wikipedia.org/wiki/Breakdown_voltage

    The maximum collector-to-base voltage, with emitter open-circuit. Typical values 25 to 1200 volts. V CER The maximum voltage rating between collector and emitter with some specified resistance (or less) between base and emitter. A more realistic rating for real-world circuits than the open-base or open-emitter scenarios above. V EBO

  9. Resistor–transistor logic - Wikipedia

    en.wikipedia.org/wiki/Resistor–transistor_logic

    It consists of a common-emitter stage with a base resistor connected between the base and the input voltage source. The role of the base resistor is to expand the very small transistor input voltage range (about 0.7 V) to the logical "1" level (about 3.5 V) by converting the input voltage into current.