enow.com Web Search

Search results

  1. Results from the WOW.Com Content Network
  2. MCS-51 - Wikipedia

    en.wikipedia.org/wiki/MCS-51

    The Intel MCS-51 (commonly termed 8051) is a single-chip microcontroller (MCU) series developed by Intel in 1980 for use in embedded systems. The architect of the Intel MCS-51 instruction set was John H. Wharton. [1] [2] Intel's original versions were popular in the 1980s and early 1990s, and enhanced binary compatible derivatives remain ...

  3. John Harrison Wharton - Wikipedia

    en.wikipedia.org/wiki/John_Harrison_Wharton

    J. H. Wharton was the architect of the instruction set of the Intel MCS-51, commonly known as the 8051. The MCS-51 and its derivatives are Intel's highest volume microprocessor, and among the most implemented instruction set architectures of all time.

  4. x86 instruction listings - Wikipedia

    en.wikipedia.org/wiki/X86_instruction_listings

    The x86 instruction set refers to the set of instructions that x86-compatible microprocessors support. The instructions are usually part of an executable program, often stored as a computer file and executed on the processor. The x86 instruction set has been extended several times, introducing wider registers and datatypes as well as new ...

  5. Atmel AT89 series - Wikipedia

    en.wikipedia.org/wiki/Atmel_AT89_series

    An AT89c2051 microcontroller in circuit. The Atmel AT89 series is an Intel 8051-compatible family of 8 bit microcontrollers (μCs) manufactured by the Atmel Corporation.. Based on the Intel 8051 core, the AT89 series remains very popular as general purpose microcontrollers, due to their industry standard instruction set, their low unit cost, and the availability of these chips in DIL (DIP ...

  6. NOP (code) - Wikipedia

    en.wikipedia.org/wiki/NOP_(code)

    Intel 8051 / MCS-51 family NOP: 1 0x00 Intel 8080, Intel 8085, Z80: NOP: 1 0x00 DEC Alpha: NOP: 4 0x47FF041F Opcode for BIS r31,r31,r31, an instruction that bitwise-ORs the always-0 register with itself. AMD 29k: NOP: 4 0x70400101 Opcode for aseq 0x40,gr1,gr1, an instruction that asserts that the stack register is equal to itself. [3] ARM A32 ...

  7. Intel MCS-48 - Wikipedia

    en.wikipedia.org/wiki/Intel_MCS-48

    Though the MCS-48 series was eventually replaced by the very successful MCS-51 series, it remained quite popular even by the year 2000 due to its low cost, wide availability, memory-efficient one-byte instruction set, and mature development tools. Because of this, it is used in high-volume, cost-sensitive consumer electronics devices such as TV ...

  8. List of common microcontrollers - Wikipedia

    en.wikipedia.org/wiki/List_of_common...

    MCS-51 8051 family – also incl. 8X31, 8X32, 8X52; X=0, 3, 7 or 9; MCS-151 High-performance 8051 instruction set/binary compatible family; 8/16-bit/32-bit. MCS-251 32-bit ALU with 1/8/16/32-bit CISC instruction set and 24-bit external address space (16-bit wide segmented). Fully binary compatible to the 8051 8-bit family. 16-bit

  9. Soft microprocessor - Wikipedia

    en.wikipedia.org/wiki/Soft_microprocessor

    Ultra-small-footprint microsequencer-based 8051 core 312 Artix-7 LUTs. Quad-core 8051 version is 1227 LUTs. MCL51 Core: TSK51/52: Altium: Royalty-free Wishbone / Intel 8051: 8-bit Intel 8051 instruction set compatible, lower clock cycle alternative Embedded Design on Altium Wiki: based on the MIPS instruction set architecture: BERI: University ...